

CR-1 : @FROSTBURG_FABC.LB\FROSTBURG_FABC(SCH_1):PAGE1		6	5	4	3	2	1						
PAGE #	COMPONENT/FUNCTION	PAGE #	COMPONENT/FUNCTION	PAGE #	COMPONENT/FUNCTION	REVISIONS							
						REV	DESCRIPTION	DFT	DATE	CHK	DATE	APVD	DATE
[1.]	INDEX]	[50.]	PCI TERMINATION]	[97.]	PRIMARY XDP-LITE]	2.02	DESIGN		2006				
[2.]	BLOCK DIAGRAM]	[51.]	STD FRONT PANEL HDR]	[98.]	PATA]								
[3.]	RESET MAP]	[52.]	USB_FP_HEADER_POWER]	[99.]	PATA]								
[4.]	CLOCK DISTRIBUTION]	[53.]	1394 CONTROLLER]	[100.]	TEST SITE CAPS]								
[5.]	GPIO, IRQ, IDSEL MAP]	[54.]	1394 BP REV1]	[101.]	PCI EXPRESS X1 #2]								
[6.]	CPU-SOCKET 1 OF 2]	[55.]	1394 PWR/DCPL]	[102.]	PCI EXPRESS X1 #3]								
[7.]	CPU SOCKET 2 OF 2]	[56.]	LAN NINEVEH]	[103.]	PCI CONN 3]								
[8.]	CPU TERMINATION & MISC P/U P/D]	[57.]	LAN NINEVEH]	[104.]	AUX FAN CONFIGURATION]								
[9.]	CPU PLL FILTERED SUPPLY]	[58.]	LAN NINEVEH]	[105.]	HARDWARE MANAGEMENT: HECETA]								
[10.]	MCH SECTIONS PAGE 1 OF 6]	[59.]	AUDIO CODEC]	[106.]	ITE IT8211F 1 OF 2]								
[11.]	MCH SECTIONS PAGE 2 OF 6]	[60.]	AUDIO DECOUPLING & JACK SENSE]	[107.]	PATA 2ND CONNECTOR]								
[12.]	MCH SECTIONS PAGE 3 OF 6]	[61.]	AUDIO SPDIF]										
[13.]	MCH SECTIONS PAGE 4 OF 6]	[62.]	AUDIO JACK (BLUE GREEN PINK]										
[14.]	MCH SECTIONS PAGE 5 OF 6]	[63.]	AUDIO JACK (BLACK ORANGE]										
[15.]	MCH SECTIONS PAGE 6 OF 6]	[64.]	AUDIO FP HEADERS & HDA HEADER]										
[16.]	PLL & CRT FILTERS]	[65.]	AUDIO MIC BIAS]										
[17.]	MCH DECOUPLING AND COMP]	[66.]	AUDIO VREG]										
[18.]	MCH DCPL & VGA TERMINATION]	[67.]	SPDIF HEADER]										
[19.]	MCH VREFS & TERMINATION]	[68.]	TPM 1.2]										
[20.]	VGA CONNECTOR]	[69.]	PORT ANGELES 1 OF 2]										
[21.]	PCI EXPRESS X16]	[70.]	PORT ANGELES 2 OF 2]										
[22.]	PCI EXPRESS X16]	[71.]	FDD CONN]										
[23.]	PCI EXPRESS X16 COUPLING]	[72.]	PS/2 CONNECTOR]										
[24.]	240P CONN DDR2, CH A]	[72.]	LPT SIGNALS]										
[25.]	240P CONN DDR2, CH B]	[73.]	LPT SIGNALS]										
[26.]	DDR VTT TERMINATION]	[74.]	SERIAL PORT A]										
[27.]	DDR VTT DECOUPLING]	[75.]	STUDIES PURPOSE]										
[28.]	CK505 PAGE 1 OF 2]	[76.]	SST SENSOR]										
[29.]	CK505 PAGE 2 OF 2]	[77.]	FAN CONFIGURATION]										
[30.]	ICH9 1 OF 6 CONTROL]	[78.]	MTG HOLES/LABELS]										
[31.]	ICH9 2 OF 6 CONTROL]	[79.]	CORE VREG]										
[32.]	ICH9 3 OF 6 CONTROL]	[80.]	CORE VREG]										
[33.]	ICH9 4 OF 6 - CONTROL]	[81.]	VREG_SM_VTT]										
[34.]	ICH 5 OF 6 - CONTROL]	[82.]	VREG_1P25_CORE MCH]										
[35.]	ICH 6 OF 6 - GROUND BODY]	[83.]	MCH DCPL]										
[36.]	GPIO TERMINATION & RST STRAPS]	[84.]	CORE VREG]										
[37.]	ICH PIN STRAPS]	[85.]	VREG_FSB VTT & SFR]										
[38.]	ICH DECOUPLING]	[86.]	VREG 1.25 MCH CL]										
[39.]	ME & CONTROL BUFFERS/ICH CIRCUITS]	[87.]	CORE VREG]										
[40.]	SERIAL FLASH PRIMARY]	[88.]	CORE VREG]										
[41.]	SATA CONNECTORS]	[89.]	CORE VREG]										
[42.]	USB FP HDR 1]	[90.]	NO PAGE TITLE FOUND!!!]										
[43.]	USB FP HDR 2]	[91.]	WAKE CONTROL SWITCH PS2/USB (BP RIGHT)]										
[44.]	USB FP HDR 2]	[92.]	VREG: DECOUPLING AND STITCHING]										
[45.]	BACK PANEL USB]	[93.]	VCCP VREG]										
[46.]	BACK PANEL USB WITH ESATA]	[94.]	VCCP VREG]										
[47.]	PCI EXPRESS X1 #1]	[95.]	VCCP VREG]										
[48.]	PCI CONN 1]	[96.]	VREG: VCCP DECOUPLING / 2X2 CONN]										
[49.]	PCI CONN 2]												
8	7	6	5	4	3	2	1						

BEARLAKE-B ATX

CLASSIC SKU

FROSTBURG

DRAGONTAIL PEAK

FAB C

TAPE-OUT: WWXX-2006

FAB A REV 3.03

CONROE, BEARLAKE, DDR?, ICH9,
2-CHANNEL DDR2, PCIEXPRESS GFX, ATX
CUSTOMER REFERENCE BOARD

POWER SYMBOLS USED:
VCC3
VCC
+12V
-12V

NOTES:
1. THIS SCHEMATIC DOCUMENTS THE GENERIC PRODUCT WITH ALL POSSIBLE CONFIGURATIONS. PLEASE REFER TO SPECIFIC PRODUCT PBA EPL'S FOR ITEMS SHOWN AS OPTIONAL IN THE SCHEMATIC.
2. RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED.
3. VCC = +5V UNLESS OTHERWISE SPECIFIED.
4. * SUFFIX INDICATES ACTIVE LOW SIGNAL.
5. V SUFFIX INDICATES SIGNAL EXITS HIERARCHICAL BLOCK.
6. THIS DOCUMENT ALSO EXISTS ON ELECTRONIC MEDIA.

BOM_RELEASE_DATE1
SIGNATURE
DRN_BY1
CHK_BY1
ENGR_APVD1

DATE1

PB_NUMBER1
inte3065 BOWERS AVE
SANTA CLARA, CA
95051

TITLE
?

INTEL
CONFIDENTIAL

DOCUMENT_NUMBER
xxxxxxx

PAGE
1/107


REV
3.01

[PAGE_TITLE=INDEX]
BPAGE DRAWING
frostburg_fabc.sch.1.1
Sun Mar 18 18:42:55 2007

MODULE REV DETAILS

MODULE NAME	REV	DATE

AFTER P_PCIRST*, HANDSHAKE (ON HL BUS) BETWEEN ICH/MCH MUST
HAPPEN BEFORE H_CPURST* WILL BE ASSERTED/DE-ASSERTED



RESET MAP UPDATED: 09/06/2005

BPAGE DRAWING

frostburg_fabc.sch_1.3
Sun Mar 18 18:42:56 2007

[PAGE_TITLE=RESET MAP]







INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 3	REV 3.01
-----------------------	---------------------------	-----------	-------------

CUSTOM TEXT 2 BPAGE


CR-5 : g@FROSTBURG_FABC_LB\FROSTBURG_FABC(SCH_1):PAGE5												6		5		4		3		2		1											
ICH												MODULE REV DETAILS																					
												MODULE NAME				REV		DATE															
<div>PORT ANGELES</div> <div>GPXX (PIN 103/118) STBYVCC3 NOT USED (TP)</div> <div>GPXX (PIN 104/119) STBYVCC3 1394 ENABLE I/O</div> <div>GPXX (PIN 105/120) STBYVCC3 NOT USED (TP) I/O</div> <div>GPXX (PIN 106/121) STBYVCC3 1 WATT VREG CONTROL I/O</div> <div>GPXX (PIN 108/124) STBYVCC3 1 WATT VREG CONTROL+ I/O</div> <div>GPXX (PIN 109/126) STBYVCC3 MEM. OVERVOLTAGE CONTROL1 I/O</div> <div>GPXX (PIN 111/127) STBYVCC3 MEM. OVERVOLTAGE CONTROL2 (TP) I/O</div> <div>GPXX (PIN 112/128) STBYVCC3 BOARD ID 5 I/O</div> <div>GPXX (PIN 116) STBY 5V_DDCSDA I/O</div> <div>GPXX (PIN 114) STBY 5V_DDCSCL I/O</div> <div>GPXX (PIN 74/115/122) STBY/STBYVCC3 3V_DDCSDA I/O</div> <div>GPXX (PIN 75/113/125) STBY/STBYVCC3 3V_DDCSCL I/O</div> <div>GPXX (PIN 101) STBY 2X12 HDR DETECT I/O</div> <div>GPXX (PIN 100) STBY NOT USED (TP) I/O</div> <div>GPXX (PIN 102) NIC (PA30) NOT USED (PA30) N/C (PA30)</div>												IRQ ROUTING TABLE (EXCERPT FROM ICH BIOS BKM REV 0.72)																					
												SMBUS ADDRESS LINES SA [2-0] SMBUS ADDRESS																					
												MEMORY SLOT-0 (CHANNEL-A: SLOT-0) 0 0 0 0A1H 0A0H																					
												MEMORY SLOT-1 (CHANNEL-A: SLOT-1) 0 0 1 0A3H 0A2H																					
												MEMORY SLOT-2 (CHANNEL-B: SLOT-0) 0 1 0 0A5H 0A4H																					
												MEMORY SLOT-3 (CHANNEL-B: SLOT-1) 0 1 1 0A7H0 A6H																					
												CK410 - - - 0D3H 0D2H																					
												DB800/DB400 - - - 0DDH 0DCH																					
												SMBUS DATA (EXCERPT FROM ICH BIOS BKM REV 0.72)																					
												MULTI-PLEXED GPIO PINS ON PORT ANGELES WHICH ARE USED FOR SPECIFIC FUNCTIONS (NOT AS GPIO) ARE NOT IDENTIFIED HERE												[PAGE_TITLE=GPIO, IRQ, IDSEL MAP]									
												UN-USED GPIO PINS ON PORT ANGELES ARE NOT IDENTIFIED HERE												BPAGE DRAWING									
												TOTAL OF (33) POSSIBLE GPIO PINS ON PORT ANGELES (POWER WELL: STBY OR V_3P3_STBY = RESUME, VCC3 = MAIN).												frostburg_fabc.sch_1.5									
												NOTE: (0-4) GPs FROM THE FWH WERE NOT USED (POWER WELL = CORE, INPUT ONLY)												Sun Mar 18 18:42:57 2007									
												8												7									
												6												5									
												4												3									
												CUSTOM TEXT "BPAGE												INTEL CONFIDENTIAL									
												DOCUMENT_NUMBER												PAGE									
												xxxxxxx												5									
												3.01																					

MODULE REV DETAILS

MODULE NAME REV DATE

J1PR
LGA775_C
REV=1.8J1PR
LGA775_C
REV=1.8

PRECISION FSB COMPENSATION RESISTORS



BPAGE DRAWING

frostburg_fabc.sch.1.6
Sun Mar 18 18:42:58 2007





[PAGE_TITLE=CPU-SOCKET 1 OF 2]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 6	REV 3.01
-----------------------	----------------------------	-----------	-------------

CUSTOM TEXT 2 BPAGE




CPU GTLREF




KF CPU GTLREF: DEFAULT EMPTY


FSB SELECTS



CPU SIGNAL TERMINATION



TESTHI PULLUPS

[PAGE_TITLE=CPU
BPAGE DRAWINGfrostburg_fabc.sch_1.8
Sun Mar 18 18:43:01 2007

TERMINATION & MISC P/U P/D]

INTEL
CONFIDENTIALDOCUMENT_NUMBER
xxxxxxPAGE
8REV
3.01


CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE

PLL SUPPLY FILTER

VCCPLL SUPPLY



[PAGE_TITLE=CPU PLL FILTERED SUPPLY]


BPAGE DRAWING

frostburg_fabc.sch_1.9
Sun Mar 18 18:43:02 2007INTEL
CONFIDENTIALDOCUMENT_NUMBER
xxxxxxPAGE
9REV
3.01

CUSTOM TEXT 2 BPAGE



MODULE NAME	REV	DATE



DESIGN NOTE: DEFAULT STUFF (R10UB): DEFENSIVE DESIGN (ENG. EXP)
0 OHM ISOLATION RESISTOR (R10UB) ON PWRGD_3V TO PWRGD_3V_R

13	IN	MCH_BSEL0	J20	G20	BSEL0
13	IN	MCH_BSEL1	J18	G18	BSEL1
13	IN	TP_MCH_F20	K20	F20	ALLZTEST
13	IN	MCH_PIN_G18	G18	G18	XORTEST
13	IN	MCH_EXP_SLR	E18	E18	MTYPE
13	IN	TP_MCH_K17	K17	K17	EXP_SLR
13	OUT	MCH_EXP_EN	J17	J17	RSVD
13	OUT	MCH_RFU_G15	G15	G15	EXP_EN
13	BI	TP_MCH_L17	L17	L17	RFU_G15
13	BI	MCH_RFU_E20	E20	E20	RSVD
13	BI	TP_MCH_N18	N18	N18	RFU_E20
13	BI	TP_MCH_N15	N15	N15	RSVD
13	BI	TP_MCH_N17	N17	N17	RSVD
13	BI	TP_MCH_L15	L15	L15	RSVD
13	BI	TP_MCH_L18	L18	L18	RSVD
13	BI	TP_MCH_M18	M18	M18	RSVD

U1UB
BRLK_B

REV=1

VGA

MISC

CRT_HSYNC	C15	VGA_HSYNC	17	19	20
CRT_VSYNC	E15	VGA_VSYNC	17	19	20
CRT_RED	B18	VGA_RED	17	19	20
CRT_GREEN	C19	VGA_GREEN	17	19	20
CRT_BLUE	B20	VGA_BLUE	17	19	20
CRT_REDB	C18				
CRT_GREENB	D19				
CRT_BLUEB	D20				
CRT_DDC_DATA	L13	VGA_MCH_DDCSDA	17	20	
CRT_DDC_CLK	M13	VGA_MCH_DDCSCL	17	20	
CRT_IREF	A20	VGA_DACREFSET	17		
DPL_REFCLKINP	C14	CK_96M_DREF_DP	17	29	
DPL_REFCLKINP	D13	CK_96M_DREF_DN	17	29	105
VCC	L12	V_1P25_CORE	14	16	17
VSS	M11		38	76	82
RSVD	H18	TPEV_PM_EXTIS_N	33	69	98
RSVD	F17	TP_PM_BMBUSY_N			
RSVD	A14	TPEV_XDP_TESTIN_N			
RSTINB	AM18	PLTRST_N	13	68	98
PWRK	AM17	PWRGD_3V_R	13		
ICH_SYNCB	J13	ICH_SYNC_N	13		
NC	A42	TPEV_MCH_DET_N			
RSVD	R20	TP_FSB_OBS			


32	BI	CL_N_DATA	AD12	AD12	CL_DATA
32	BI	CL_N_CLK	AD13	AD13	CL_CLK
19	BI	CL_N_VREF_MCH	AM5	AM5	CL_VREF
32	BI	CL_RST	AA12	AA12	CL_RSTB
13	IN	MCH_CLPWROK_R	AA15	AA15	CL_PWROK
32	BI	TP_MCH_JTAG_TDI	AA10	AA10	RSVD
13	IN	TP_MCH_JTAG_TDO	AA9	AA9	RSVD
32	BI	TP_MCH_JTAG_TCK	AA11	AA11	RSVD
13	IN	TP_MCH_JTAG_TMS	Y12	Y12	RSVD
32	BI	TP_HP1L1MON1_DP	U30	U30	RSVD
13	IN	TP_HP1L1MON1_DN	U31	U31	RSVD
32	BI	TP_HP1L1MON2_DP	R29	R29	RSVD
13	IN	TP_HP1L1MON2_DN	R30	R30	RSVD
32	BI	TP_DP1L1MON1_DP	U12	U12	RSVD
13	IN	TP_DP1L1MON1_DN	U11	U11	RSVD
32	BI	TP_DP1L1MON2_DP	R12	R12	RSVD
13	IN	TP_DP1L1MON2_DN	R13	R13	RSVD

5 OF 8

DESIGN NOTE: FAB A/B ONLY: DEFAULT STUFF (R12UB) FOR BOTH AMT AND NON-AMT
AND FOR NON-AMT ADD 0 OHM SOLDER BLOB ACROSS R11UB

BOM NOTE:

STUFF R12UB FOR AMT



CAD NOTE: OVERLAP PADS ON R11UB, R12UB

BOM NOTE:


STUFF R11UB FOR NON AMT

NOA	H	L	DESCRIPTION
0	SEE BSEL TABLE		BSEL0
1	SEE BSEL TABLE		BSEL1
2	SEE BSEL TABLE		BSEL2
4:3	SEE DFT MODE TABLE		DFT MODE
5	DDR2	DDR3	MEMORY TYPE
6	NORM	REVERSE	PCI-EXPRESS LANE REVERSAL
7	DISABLE	ENABLE	FSB HARDWARE STRAPS
8	CONCURRENT	NON-CONCURRENT	PCI-E / SDVO CO-EXISTENCE
9	DISABLE	ENABLE	ITPM HOST INTERFACE
11	ENABLE	DISABLE	ME CRYPTO

3,4,5,6,7,8,9 ALL HAVE INTERNAL PULL-UPS

BSEL TABLE

2	1	0	PSB FREQUENCY
0	0	0	267 MHZ (1067)
0	0	1	133 MHZ (533)
0	1	0	200 MHZ (800)
0	1	1	167 MHZ (133)
1	0	0	333 MHZ (1333)
1	0	1	100 MHZ (133)
1	1	0	400 MHZ (RSVD)
1	1	1	533 MHZ (133)




[PAGE_TITLE=MCH SECTIONS PAGE 4 OF 6]

BPAGE DRAWING

frostburg_fabc.sch_1.13
Sun Mar 18 18:43:08 2007INTEL
CONFIDENTIALDOCUMENT_NUMBER
xxxxxxPAGE
13REV
3.01


CUSTOM TEXT 2 BPAGE

1




U1UB
BRLK_B


REV=1



BRLK_B

U1UB
BRLK_B

REV=1

TP_DDR_DRAMRST
AN15 DRAM_PWROK_DDR3AY37 DDR3_SCS_A_N1
BB29 DDR3_MAA_A0
BB34 DDR3_VIF_A_N
AW32 DDR3_B_ODT_B3

DESIGN NOTE:


NO TESTPOINT NEEDED ON DDR2 SKEW

TEST0 TP_CGC_NCTF_BC43
TEST1 TP_CGC_NCTF_BC1
TEST2 TP_CGC_NCTF_A43N20
BC42
BC2
BB43
BB2
BB1
B43
B42
B2

IC

MODULE REV DETAILS

MODULE NAME	REV	DATE
-------------	-----	------



[PAGE_TITLE=MCH SECTIONS PAGE 6 OF 6]

BPAGE DRAWING




frostburg_fabc.sch_1.15
Sun Mar 18 18:43:10 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 15	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE



BPAGE DRAWING


frostburg_fabc.sch_1.16
Sun Mar 18 18:43:11 2007

[PAGE_TITLE=PLL & CRT FILTERS]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 16	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE


D




C



B







A



MODULE REV DETAILS

MODULE NAME	REV	DATE
-------------	-----	------



[PAGE_TITLE=MCH DECOUPLING AND COMP]

BPAGE DRAWING

frostburg_fabc.sch_1.17
Sun Mar 18 18:43:12 2007INTEL
CONFIDENTIAL




DOCUMENT NUMBER	PAGE	REV
xxxxxx	17	3.01

CUSTOM TEXT 2 BPAGE

1

MODULE REV DETAILS

MODULE NAME	REV	DATE



BPAGE DRAWING

frostburg_fabc.sch_1.18
Sun Mar 18 18:43:13 2007

[PAGE_TITLE=MCH DCPL & VGA TERMINATION]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxxx	PAGE 18	REV 3.01
-----------------------	-----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

1



BW_ATX_CORE

CR-21 -g @FROSTBURG_FABC JB.FROSTBURG_FABC(Sch_1)-PAGE21

SLOT 1

PCI EXPRESS
16-PORT
RIGHT LATCH
(DEFAULT)

BOM NOTE:

STUFF J6UB
EMPTY J10UB

88 87 86 85 84 82 70 68 64 59 53
38 36 37 35 34 33 28 22 21 9
102 101 92 90

VCC3

+12V



J6UB
3GIO_X16
REV=2.0

+12V


VCC3

MODULE REV DETAILS


MODULE NAME	REV	DATE
BW_ATX_CORE	1.06.00	5-5-06



DESIGN NOTE:
ALWAYS STUFF C99UB & C95UB
EVEN IF J6UB IS EMPTY
FOR X1 DECOUPLING



CAD NOTE:
PLACE NEAR EDGE OF PEG SLOT
FOR SIGNAL TRANSITION REF



[PAGE_TITLE=PCI EXPRESS X16]

INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxxx	PAGE 21	REV 3.01
-----------------------	----------------------------	------------	-------------



BPAGE DRAWING

frostburg_fabc.sch_1.21
Sun Mar 18 18:43:16 2007

CUSTOM TEXT BPAGE

PCI EXPRESS
16-PORT
LEFT LATCH

STUFF J6UB
EMPTY J10UB



PCIE X16 GRAPHIC CONNECTOR WITH LEFT LATCH

MODULE REV DETAILS		
MODULE NAME	REV	DATE
BW_ATX_CORE	1.06.00	5-5-06

[PAGE_TITLE=PCI EXPRESS X16]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 22	REV 3.01
-----------------------	----------------------------	------------	-------------

BPAGE DRAWING
frostburg_fabc.sch_1.22
Sun Mar 18 18:43:17 2007

BW_ATX_CORE

CR-23 8 @FROSTBURG_FABC JB.FROSTBURG_FABC(Sch_1)-PAGE23

6

5

4


3

2

1

MODULE REV DETAILS

MODULE NAME	REV	DATE
BW_ATX_CORE	1.06.00	5-5-06



BPAGE DRAWING

frostburg_fabc.sch_1.23
Sun Mar 18 18:43:18 2007





[PAGE_TITLE=PCI EXPRESS X16 COUPLING]

INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxxx	PAGE 23	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE



BPAGE DRAWING

frostburg_fabc.sch, 1.26
Sun Mar 18 18:43:30 2007

(PAGE_TITLE=DDR VTT TERMINATION)

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 26	REV 3.01
-----------------------	---------------------------	------------	-------------


CUSTOM TEXT BPAGE

1


DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS

MODULE REV DETAILS


MODULE NAME	REV	DATE




DESIGN NOTE:
CH A V_SM_VTT DECOUPLING CAPS






DESIGN NOTE:
CH B V_SM_VTT DECOUPLING CAPS




DESIGN NOTE:
CH A ADDRESS/CONTROL STITCHING CAPS (V_SM_VTT - V_SM)



DESIGN NOTE:
CH B ADDRESS/CONTROL STITCHING CAPS (V_SM_VTT - V_SM)



DESIGN NOTE:
DEFAULT: STUFF R72MY



DESIGN NOTE:
STUFF R73MY AND R74MY FOR ME SKU
UNSTUFF FOR NON-ME SKU

DESIGN NOTE:
STUFF FOR NON-ME SKU
UNSTUFF FOR ME SKU

[PAGE_TITLE=DDR VTT DECOUPLING]

BPAGE DRAWING

frostburg_fabc.sch, 1.27
Sun Mar 18 18:43:31 2007INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxx	27	3.01

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
CK505 ATX BLB	0.0.1	9/7/2006

STRAP	MODE	STUFF	UNSTUFF
LTE	LT ENABLED	R66CK	R66CK
	LT DISABLED	R66CK	R65CK
ITP_EN	ITP ENABLED (SRC5 DISABLED)	R26CK	R24CK
	SRC5 ENABLED (ITP DISABLED)	R24CK	R26CK
SRC5_EN	SRC5 ENABLED	R4CK	R5CK
	SRC5 DISABLED	R5CK	R4CK

CAD NOTE:
OVERLAP PADS

CAD NOTE:

DO NOT STUB OFF MORE THEN 250 MILS

U1CK
CK505_64PIN

REF/FSC/TESTSEL

 PCIF5/ITP_EN
 PCIF4/SRC5_EN
 PCI3
 PCI2/LTE
 PCI1/CR_B*
 PCI0/CR_A*

USB/FSA

VSS_PCI

VSS_48

VSS_REF

IO_VOUT

1 of 2

IC

CROSS-IC VOUT-PRIME

 DESIGN NOTE:
 ENGINEERING
 TESTING
 PURPOSE

 DESIGN NOTE:
 BSEL BIASING RES
 ALWAYS STUFF

[PAGE_TITLE=CK505

PAGE 1 OF 2]

BPAGE DRAWING

frostburg_fabc.sch_1.28
Sun Mar 18 18:43:33 2007INTEL
CONFIDENTIAL
 DOCUMENT_NUMBER
 xxxxxxx
PAGE
28REV
3.01

CUSTOM TEXT 2 BPAGE




1

BW ATX CORE

CR-29 - 8 @FROSTBURG_FABC_1B.FROSTBURG_FABC(Sch_1)-PAGE29

MODULE REV DETAILS

MODULE NAME	REV	DATE
CK505 ATX BLB	0.0.1	9-7-2006



DESIGN NOTE:
96M DOT CLOCK SIGNALS: STUFF 33 OHM RES STRAPS FOR MCH GRAPHIC SKUS
EMPTY 33 OHM SITES FOR MCH NON-GRAPHIC SKUS

[PAGE_TITLE=CK505 PAGE 2 OF 2]

BPAGE DRAWING



frostburg_fabc.sch_1.29
Sun Mar 18 18:43:34 2007

INTEL
CONFIDENTIAL

DOCUMENT NUMBER	PAGE	REV
xxxxxxx	29	3.01

CUSTOM TEXT BPAGE

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06



[PAGE_TITLE= ICH9 1 OF 6 CONTROL]

BPAGE DRAWING

```
frostburg_fabc.sch_1.30
Sun Mar 18 18:43:35 2007
```


INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	30	3.01


100



MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06



30F



MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/0


100

MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06

BOM NOTE:


DEFAULT EMPTY: STUFF 10K OHM RES (R54LB) FOR ICH PORT80 LED FEATURE (TDE EXPERIMENT)



BOOT SELECT STRAPS

BOM NOTE:

STUFF FOR PRODUCT



V_3P3_STBY/G

GPIO_VSM_AMT_LED

DESIGN NOTE:

DEFAULT: CRYPTO ENGINE ENABLED
STUFF PU (R229LB) AND UN-STUFF PD (R230LB)

[PAGE_TITLE=GPIO TERMINATION & RST STRAPS]







BPAGE DRAWING

frostburg_fabc.sch.1.36
Sun Mar 18 18:43:43 2007INTEL
CONFIDENTIALDOCUMENT_NUMBER
xxxxxxPAGE
36REV
3.01






CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06



DESIGN NOTE:
RTC: FLIP-LID XTAL HOLDER (XY1LB)
USES STANDARD XTAL (Y1LB)



BPAGE DRAWING

frostburg_fabc.sch, 1.37
Sun Mar 18 18:43:44 2007

[PAGE_TITLE=ICH PIN STRAPS]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	37	3.01

CUSTOM TEXT 2 BPAGE


MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06


PCI





PCI EXPRESS DECOUPLING FILTER



SATA BG




LAN




PCI-E




VCC3




USB CLASSIC FILTER




SATA




PCI-E




V1P5_ICH




SATA RX/TX



V3P3_EPW



V1P05_VCCPAUX



BPAGE DRAWING

frostburg_fabc.sch_1.38
Sun Mar 18 18:43:46 2007


[PAGE_TITLE=ICH DECOUPLING]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	38	3.01


CUSTOM TEXT 2 BPAGE

BOM NOTE: 4.7UF (C34LB) STUFF FOR SIGNAL QUALITY




V1P5_STBY_INT



USB HS (HI-SPEED) FILTER






USB VCCUABG




MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06

DESIGN NOTE: VRMPWRGD SEQUENCE CIRCUIT


BOM NOTE:
EMPTY FOR NON-AMTDESIGN NOTE:
CL DEBUG FEATURE, MAY NOT NEED FOR PRODUCTBOM NOTE: STUFF R203LB &
EMPTY R103LB FOR NON AMTBOM NOTE:
STUFF FOR
NON INTEL
LAN

CL VREF



TP5_DEBUG

TP4_DEBUG


DESIGN NOTE:
DEBUG PURPOSE.[PAGE_TITLE=ME
BPAGE DRAWING & CONTROL BUFFERS/ICH CIRCUITS]frostburg_fabc.sch.1.39
Sun Mar 18 18:43:47 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 39	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS		
MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06

PRIMARY SERIAL FLASH



[MODULE=ICH]

[PAGE_TITLE=SERIAL FLASH PRIMARY]

BPAGE DRAWING

frostburg_fabc.sch_1.40
Sun Mar 18 18:43:49 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	40	3.01

CUSTOM TEXT 2 BPAGE


1

BOM NOTE:

DEFAULT 0.01UF, 0402, A36096-008, 10%, 25V, X7R
OPTIONAL 0 OHM, 0402, A36093-001


DESIGN NOTE:

BIOS & SILK SCREEN DENAOTE AS PORT0





DESIGN NOTE:

BIOS & SILK SCREEN DENAOTE AS PORT2



DESIGN NOTE:

BIOS & SILK SCREEN DENAOTE AS PORT4




MODULE REV DETAILS

MODULE NAME	REV	DATE


DESIGN NOTE:

BIOS & SILK SCREEN DENAOTE AS PORT1



DESIGN NOTE:

BIOS & SILK SCREEN DENAOTE AS PORT3



BPAGE DRAWING

frostburg_fabc.sch, 1.41
Sun Mar 18 18:43:50 2007

[PAGE_TITLE=SATA CONNECTORS]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 41	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

FRONT PANEL HEADER #1

MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE_TITLE=USB FP HDR 1]

BPAGE DRAWING

frostburg_fabc.sch, 1.42
Sun Mar 18 18:43:51 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxxx	42	3.01


CUSTOM TEXT 2 BPAGE

1

FRONT PANEL HEADER #2

MODULE REV DETAILS


MODULE NAME	REV	DATE



FRONT PANEL HEADER #3

MODULE REV DETAILS


MODULE NAME	REV	DATE




BACK PANEL USB

MODULE REV DETAILS

MODULE NAME	REV	DATE



CAD NOTE:
PLACE CAP AS CLOSE AS POSSIBLE
TO USB CONNECTOR



[PAGE_TITLE=BACK PANEL USB]

BPAGE DRAWING

frostburg_fabc.sch_1.45
Sun Mar 18 18:43:54 2007

INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	45	3.01

CUSTOM TEXT 2 BPAGE

1

[PAGE_TITLE=BACK PANEL USB WITH ESATA]

MODULE REV DETAILS


MODULE NAME	REV	DATE

DESIGN NOTE:
MJ/USB DUAL

CAD NOTE:
DO NOT CHANGE TO 402
OVERLAPPING FOOTPRINTS


BOM NOTE:
CONNECTOR STUFFING OPTIONS:
RJ45/2 USB - C73572-001 (DEFAULT)
DOUBLE STACK USB - 749193-001, NOT 642575-124

DOUBLE-STACK CONNECTOR FOR USB/LAN IS ON OTHER PAGE
WITH THE REST OF THE CONNECTOR




CAD NOTE:
OVERLAP WITH MAGJACK FOOTPRINT

BOM NOTE:
EMPTY, EXCEPT FOR USB W/NO-LAN OPTION
CONNECTOR STUFFING OPTIONS:
RJ45/2 USB - A11509-001 (OLDER DESIGNS,
PRE-GIGABIT LAN)
DOUBLE STACK USB (NO LAN) - 749193-001




CAD NOTE:
PLACE CAP AS CLOSE AS POSSIBLE
TO USB CONNECTOR





DESIGN NOTE:
USB/ESATA DUAL STACK

CAD NOTE:
DO NOT CHANGE TO 402
OVERLAPPING FOOTPRINTS



CAD NOTE:
PLACE CAP AS CLOSE AS POSSIBLE
TO USB CONNECTOR



BPAGE DRAWING
frostburg_fabc.sch.1.46
Sun Mar 18 18:43:56 2007

INTEL
CONFIDENTIAL

DOCUMENT NUMBER	PAGE	REV
xxxxxxx	46	3.01

CUSTOM TEXT 2 BPAGE


MODULE REV DETAILS

MODULE NAME	REV	DATE

EXPANSION SLOT 2

CAD NOTE:

PCI-E X1 SLOT 1 CLOSEST TO PEGX16

PCI EXPRESS
1-PORT

[PAGE_TITLE=PCI EXPRESS X1 #1]

BPAGE DRAWING

frostburg_fabc.sch, 1.47
Sun Mar 18 18:43:58 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 47	REV 3.01
-----------------------	---------------------------	------------	-------------


CUSTOM TEXT 2 BPAGE

EXPANSION SLOT 3

PCI SLOT 1

MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE_TITLE=PCI

CONN 1]

BPAGE DRAWING

frostburg_fabc.sch, 1.48
Sun Mar 18 18:44:00 2007INTEL
CONFIDENTIALDOCUMENT_NUMBER
xxxxxxPAGE
48REV
3.01


CUSTOM TEXT 2 BPAGE

EXPANSION SLOT 4 (FURTHEST FROM CPU)

PCI SLOT 2



MODULE REV DETAILS

MODULE NAME	REV	DATE



MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE_TITLE=PCI TERMINATION]

BPAGE DRAWING


frostburg_fabc.sch, 1.50
Sun Mar 18 18:44:04 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 50	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS


MODULE NAME	REV	DATE



BOM NOTE:

BOM=CORE_STDFNTPNL_E

DEFAULT EMPTY: STUFF 0 OHM RES (R206LB) FOR ICH PORT80 LED FEATURE (TDE EXPERIMENT)



BOM NOTE:

STUFF FOR EL

R79BU

10K 402 5% CH

EL_FET_R

Q6BU

MMBT3904

XSTR

BOM NOTE:

EMPTY FOR EL

R80BU

0 402 5% CH

EMPTY FOR EL

R81BU

0 402 5% CH

EMPTY FOR EL

R82BU

0 402 5% CH

EMPTY FOR EL

R83BU

0 402 5% CH

EMPTY FOR EL

R84BU

0 402 5% CH

EMPTY FOR EL

R85BU

0 402 5% CH

EMPTY FOR EL

R86BU

0 402 5% CH

EMPTY FOR EL

R87BU

0 402 5% CH

EMPTY FOR EL

R88BU

0 402 5% CH

EMPTY FOR EL

R89BU

0 402 5% CH

EMPTY FOR EL

R90BU

0 402 5% CH

EMPTY FOR EL

R91BU

0 402 5% CH

EMPTY FOR EL

R92BU

0 402 5% CH

EMPTY FOR EL

R93BU

0 402 5% CH

EMPTY FOR EL

R94BU

0 402 5% CH

EMPTY FOR EL

R95BU

0 402 5% CH

EMPTY FOR EL

R96BU

0 402 5% CH

EMPTY FOR EL

R97BU

0 402 5% CH

EMPTY FOR EL

R98BU

0 402 5% CH

EMPTY FOR EL

R99BU

0 402 5% CH

EMPTY FOR EL

R100BU

0 402 5% CH

EMPTY FOR EL

[PAGE_TITLE=STD FRONT PANEL HDR]

BPAGE DRAWING


frostburg_fabc.sch, 1.51
Sun Mar 18 18:44:06 2007INTEL
CONFIDENTIALDOCUMENT_NUMBER
xxxxxxPAGE
51REV
3.01

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS


MODULE NAME	REV	DATE

FRONT PANEL POWER #1



DESIGN NOTE:

STUFFING THE THERMISTOR ASSUMES FRONT PANEL CARD HAS NO FUSE AND DOES NOT PROVIDE OVER-CURRENT PROTECTION




CAD NOTE:

DUAL FOOTPRINT: PLACE 0 OHM 1206 IN PARALLEL WITH THERMISTOR

BOM NOTE:


STUFF 0 OHM INSTEAD OF THERMISTOR FOR PRODUCT WITH FUSE ON FRONT PANEL



CAD NOTE:


PLACE DECOUPLING AS CLOSE AS POSSIBLE TO USB CONNECTOR

FRONT PANEL POWER #2



DESIGN NOTE:

STUFFING THE THERMISTOR ASSUMES FRONT PANEL CARD HAS NO FUSE AND DOES NOT PROVIDE OVER-CURRENT PROTECTION




CAD NOTE:

DUAL FOOTPRINT: PLACE 0 OHM 1206 IN PARALLEL WITH THERMISTOR

BOM NOTE:


STUFF 0 OHM INSTEAD OF THERMISTOR FOR PRODUCT WITH FUSE ON FRONT PANEL



CAD NOTE:


PLACE DECOUPLING AS CLOSE AS POSSIBLE TO USB CONNECTOR

FRONT PANEL POWER #3



DESIGN NOTE:

STUFFING THE THERMISTOR ASSUMES FRONT PANEL CARD HAS NO FUSE AND DOES NOT PROVIDE OVER-CURRENT PROTECTION




CAD NOTE:

DUAL FOOTPRINT: PLACE 0 OHM 1206 IN PARALLEL WITH THERMISTOR

BOM NOTE:

STUFF 0 OHM INSTEAD OF THERMISTOR FOR PRODUCT WITH FUSE ON FRONT PANEL



CAD NOTE:

PLACE DECOUPLING AS CLOSE AS POSSIBLE TO USB CONNECTOR

BPAGE DRAWING

frostburg_fabc.sch, 1.52
Sun Mar 18 18:44:07 2007


[PAGE_TITLE=USB_FP_HEADER_POWER]

INTEL
CONFIDENTIALDOCUMENT NUMBER
xxxxxxPAGE
52
REV
3.01

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
TI_1394A_2	1.05.00	12.30.05



BPAGE DRAWING

frostburg_fabc.sch, 1.53
Sun Mar 18 18:44:08 2007

[PAGE_TITLE=1394 CONTROLLER]

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	xxxxxx	53	3.01






CUSTOM TEXT 2 BPAGE

1

MODULE REV DETAILS







MODULE NAME	REV	DATE
TI_1394A_2	1.05.00	12.30.05

CAD NOTE:
PLACE CLOSE TO CONTROLLER



CAD NOTE:
TRACE WIDTH = 3.9 MIL
SPACING = 8.1 MIL
SPACING TO OTHER
LINES = 15 MIL

CAD NOTE:
PLACE CLOSE TO 1394 HDR



CAD NOTE:
TRACE WIDTH = 3.9 MIL
SPACING = 8.1 MIL
SPACING TO OTHER
LINES = 15 MIL

CAD NOTE:
PLACE CLOSE TO 1394 HEADER

CAD NOTE:
TRACE WIDTH = 3.9 MIL
SPACING = 8.1 MIL
SPACING TO OTHER
LINES = 15 MIL

BPAGE DRAWING

frostburg_fabc.sch_1.54
Sun Mar 18 18:44:10 2007

[PAGE_TITLE=1394 BP REV1]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 54	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

1




MODULE REV DETAILS

MODULE NAME	REV	DATE
TI_1394A_2	1.05.00	12.30.05




BOM NOTE:
STUFF BOTH RESISTORS FOR
1394 DOWN W/O EEPROM

EEPROM



- GLOBAL RESET IS A POWER ON RESET
- 1394 CONTROLLER IS COMPLETELY NON-FUNCTIONAL WHEN ASSERTED
- ALL REGISTERS ARE SET TO THEIR DEFAULT STATES, INCLUDING ONES NOT RESET BY PCI_RST



1394 DECOUPLING

[PAGE_TITLE=1394

PWR/DCPL]

BPAGE DRAWING

frostburg_fabc.sch, 1.55
Sun Mar 18 18:44:11 2007INTEL
CONFIDENTIALDOCUMENT_NUMBER
xxxxxxPAGE
55REV
3.01

CUSTOM TEXT 2 BPAGE


MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_INTEL_LAN	01.03.00	12-08-06

D20909-002
U1LN
NINEVEH0P99B

BOM NOTE:

FOR EKRON USE IPN D23402-001

MDI_PLUS0/TDP
MDI_MINUS0/TDN
MDI_PLUS1/RDP
MDI_MINUS1/RDN
MDI_PLUS2/NC
MDI_MINUS2/NC
MDI_PLUS3/NC
MDI_MINUS3/NCJTXD0
JTXD1
JTXD2
JRXD0
JRXD1
JRXD2JKCLK/JCLK
JRSTSYNLED0/LINK_UP*
LED1/ACT_LED*
LED2/SPEED_LED*XTAL1/X1
XTAL2/X2TEST_EN
RSVDRSVD_A6/ADV10-LAN_DIS*
RSVD_C5/NCLAN_MDIO_DP
LAN_MDIO_DN
LAN_MDIO1_DP
LAN_MDIO1_DN
LAN_MDIO2_DP
LAN_MDIO2_DN
LAN_MDIO3_DP
LAN_MDIO3_DNICH_LAN_JTX0
ICH_LAN_JTX1
ICH_LAN_JTX2
ICH_LAN_JRX0
ICH_LAN_JRX1
ICH_LAN_JRX2
ICH_LAN_JCLK_R
ICH_LAN_JRSTLAN_LED0
LAN_LED1
LAN_LED2LAN_XTL_DP
LAN_XTL_DNLAN_TESTEN
TP_LAN_TEST0LAN_DISABLE_N_R
TP_LAN_C5JTXD0
JTXD1
JTXD2
JRXD0
JRXD1
JRXD2JKCLK/JCLK
JRSTSYNLED0/LINK_UP*
LED1/ACT_LED*
LED2/SPEED_LED*XTAL1/X1
XTAL2/X2TEST_EN
RSVDRSVD_A6/ADV10-LAN_DIS*
RSVD_C5/NC


1 of 2

IC

BOM NOTE:


EKRON MODE SELECT OPTIONS: FOLLOW BELOW FOR
RESISTOR STUFFING CONFIGURATION

TESTEN	MODE 0	MODE 1	MODE 2	MODE 3	MODE 4
TESTEN	NOT SUPPORTED	0 (EXTERNAL)	1 (EXTERNAL)	1 (EXTERNAL)	1 (EXTERNAL)
ISOL_TCK	NOT SUPPORTED	0 (INTERNAL)	0 (EXTERNAL)	0 (INTERNAL)	1 (EXTERNAL)
ISOL_TI	NOT SUPPORTED	1 (EXTERNAL)	0 (EXTERNAL)	1 (EXTERNAL)	0 (INTERNAL)
ISOL_EXEC	NOT SUPPORTED	1 (EXTERNAL)	1 (EXTERNAL)	1 (EXTERNAL)	0 (INTERNAL)




BOM NOTE:

PLACE JCLK TERMINATION (R16LN) CLOSE TO LAN



LAN CRYSTAL



BPAGE DRAWING

frostburg_fabc.sch.1.56
Sun Mar 18 18:44:12 2007INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxx	56	3.01


CUSTOM TEXT 2 BPAGE

[PAGE_TITLE= LAN NINEVEH]

MODULE NAME	REV	DATE
BL_INTEL_LAN	01.03.00	12-08-06

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_INTEL_LAN	01.03.00	12-08-06




MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06



CAD NOTE: PLACE NEAR CDC PINS





AUD_FILTER_33




JACK DETECT NETWORK



PC BEEP

CAD NOTE:
PLACE NEXT TO PIN 25CAD NOTE:
PLACE NEXT TO PIN 38

V_AUD_ANALOG OUT 59 60 66



SUPPLY DECOUPLING

BPAGE DRAWING

frostburg_fabc.sch, 1.60
Sun Mar 18 18:44:18 2007


[PAGE_TITLE=AUDIO DECOUPLING & JACK SENSE]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 60	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06



[PAGE_TITLE=AUDIO SPDIF]

BPAGE DRAWING

frostburg_fabc.sch, 1.61
Sun Mar 18 18:44:19 2007INTEL
CONFIDENTIAL



DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	61	3.01

CUSTOM TEXT 2_BPAGE

BOM NOTE:

STUFF THIS PAGE FOR 5-STACK

BOM NOTE:



5STACK:STUFF C106AU,C107AU
3STACK:EMPTY ALLBOM NOTE:
FB OPTION: 0.2AMP (693286-014), 0603
RES OPTION: 0 OHM (108506-004), 0603

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06

PORT F
TOP

BOM NOTE:

5STACK:STUFF C108AU,C109AU
3STACK:EMPTY ALLPORT G
BOTTOM

[PAGE_TITLE=AUDIO JACK (BLACK ORANGE)]

BPAGE DRAWING


frostburg_fabc.sch, 1.63
Sun Mar 18 18:44:21 2007INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxx	63	3.01

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06



[PAGE_TITLE=AUDIO FP HEADERS & HDA HEADER]

BPAGE DRAWING

frostburg_fabc.sch, 1.64
Sun Mar 18 18:44:23 2007


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 64	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE


MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06

REAR MIC BIAS



FRONT MIC BIAS



[PAGE_TITLE=AUDIO MIC BIAS]

BPAGE DRAWING




frostburg_fabc.sch, 1.65
Sun Mar 18 18:44:24 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 65	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06



BPAGE DRAWING

frostburg_fabc.sch.1.66
Sun Mar 18 18:44:25 2007

[PAGE_TITLE=AUDIO VREG]


INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxx	PAGE 66	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06

ATX CUSTOM SPDIF HEADER



BPAGE DRAWING

frostburg_fabc.sch, 1.67
Sun Mar 18 18:44:27 2007

[PAGE_TITLE=SPDIF HEADER]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 67	REV 3.01
-----------------------	----------------------------	------------	-------------


CUSTOM TEXT 2_BPAGE

1

TPM 1.2

MODULE REV DETAILS

MODULE NAME	REV	DATE
TPM1.2	1.2.0	41.4.06



[PAGE_TITLE=TPM 1.2]


BPAGE DRAWING

frostburg_fabc.sch.1.68
Sun Mar 18 18:44:28 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 68	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2_BPAGE

MODULE NAME	REV	DATE
SIO_CIR_ICH9	1.01.00	01.22.07



V3P3_STBYIG

IN

53 59 64 69 80 82 84
21 22 28 32 33 34
38 37 38 39 47 48 49
36 86 87 88 90 92 101

VCC3

102 103 105

1 2 2

C8LH 1UF 20% 25V Y5V 603
C11LH 1UF 20% 25V Y5V 603
C8LH 1UF 20% 25V Y5V 603

V5P0_STBYIG

IN

89 90
74 91
51 92
37 93
68 94
70 95
88 96
91 97

V

1 2 2


C13LH 470UF 20% 25V Y5V RDL
C17LH 1UF 20% 25V Y5V 603
C17LH 1UF 20% 25V Y5V 603

CAD NOTE:
PLACE 0.1UF CAPS
NEAR DEVICE PINS - 6,31,49,60,76,93,107

CAD NOTE:
PLACE NEAR PIN 71

MODULE REV DETAILS

MODULE NAME	REV	DATE
SIO_CIR_ICH9	1.01.00	01.22.07



BPAGE DRAWING

frostburg_fabc.sch, 1.71
Sun Mar 18 18:44:32 2007

[PAGE_TITLE=FDD CONN]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 71	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

1

MODULE REV DETAILS

MODULE NAME	REV	DATE
SIO_GIR_ICH9	1.01.00	01.22.07



BPAGE DRAWING


frostburg_fabc.sch_1.72
Sun Mar 18 18:44:34 2007

[PAGE_TITLE=PS/2 CONNECTOR]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 72	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE


LPT PULLUPS




BOM NOTE:

STUFF FOR CONSUMER IR SUPPORT ONLY WITH WINBOND -3761 DEVICE

FRONT PANEL RECEIVERS



BACK PANEL BLASTERS



BPAGE DRAWING

frostburg_fabc.sch, 1.73
Sun Mar 18 18:44:35 2007

[PAGE_TITLE=LPT SIGNALS]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 73	REV 3.01
-----------------------	----------------------------	------------	-------------


CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
SIO_CIR_1CH9	1.01.00	01.22.07


BOM NOTE:

DO NOT USE NATIONAL OR
GOLDSTAR PARTS OF THIS BASE PN



CAD NOTE:

PLACE NEAR CONNECTOR



BPAGE DRAWING

frostburg_fabc.sch_1.74
Sun Mar 18 18:44:36 2007

[PAGE_TITLE=SERIAL PORT A]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	74	3.01

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
SUPER_IO	1.08.01	2.10.06

PASSIVE BLEED CIRCUIT



BPAGE DRAWING

frostburg_fabc.sch, 1.75
Sun Mar 18 18:44:38 2007

[PAGE_TITLE=STUDIES PURPOSE]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 75	REV 3.01
-----------------------	----------------------------	------------	-------------



CUSTOM TEXT 2 BPAGE

1

SST SENSORS

MODULE REV DETAILS

MODULE NAME	REV	DATE
SST	1.3.0	41.3.06



BPAGE DRAWING

frostburg_fabc.sch_1.76
Sun Mar 18 18:44:39 2007

[PAGE_TITLE=SST SENSOR]

INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxx	PAGE 76	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

CR-78 :g @FROSTBURG_FABC_LB.FROSTBURG_FABC(SFH_1).PAGE78

654321

DESIGN NOTE:

PB MOUNTING HOLE

J1PB
MTG_HOLE
NC9
EMPTY

J8PB
MTG_HOLE
NC9
EMPTY

J9PB
MTG_HOLE
NC9
EMPTY

J2PB
MTG_HOLE
NC9
EMPTY

J7PB
MTG_HOLE
NC9
EMPTY

J10PB
MTG_HOLE
NC9
EMPTY

J4PB
MTG_HOLE
NC9
EMPTY

J6PB
MTG_HOLE
NC9
EMPTY

J11PB
MTG_HOLE
NC9
EMPTY

J3PB
MTG_HOLE
NC9
EMPTY

J5PB
MTG_HOLE
NC9
EMPTY

DESIGN NOTE:

LABELS

1500X150_TARGET
LB6PB
LABEL
A30094-001

DESIGN NOTE:

CAD NOTE:

LB6PB: PLACE KOZ TARGET NEAR CPU AND DIMMS FOR BUILD/WOC NOTES

DESIGN NOTE:

DESIGN NOTE:

DESIGN NOTE:

DESIGN NOTE:

200956-001 (NO CONCEPT MODEL): CE MARK SHOULD BE COVERED WITH BLANK WHITE LABEL UNTIL CERTIFIED (MAY NOT BE ON RVP DESIGNS)

628492-001: FCC MARK SHOULD BE COVERED WITH BLANK WHITE LABEL UNTIL CERTIFIED (MAY NOT BE ON RVP DESIGNS)

622954-001: C-TICK MARK SHOULD BE COVERED WITH BLANK WHITE LABEL UNTIL CERTIFIED (MAY NOT BE ON RVP DESIGNS)

KOREAN CERT (NO IPN, NO CONCEPT MODEL) SHOULD BE COVERED WITH BLANK WHITE LABEL UNTIL CERTIFIED (NOT ON RVP DESIGNS)

1375X250_TARGET
LB5PB
LABEL
A19177-001

DESIGN NOTE:

LB5PB: ISN BLANK LABEL AND KOZ

EMPTY
LB20PB
LABEL
1000X187

DESIGN NOTE:

SILK TARGET FOR PRODUCT CODE LABEL

CHINA_ROHS
LB25PB
LABEL
EMPTY

VCCI_SILK
LB17PB
LABEL
EMPTY

E210882_LB
LB16PB
LABEL
EMPTY

UL LABEL
LB15PB
LABEL
EMPTY

MIC_CPU
LB13PB
LABEL
EMPTY

FCCSILK
LB12PB
LABEL
EMPTY

CE LABEL
LB11PB
LABEL
EMPTY

EMPTY
LB7PB
LABEL
INTEL_LOGO

B2_SILK
LB19PB
LABEL
EMPTY

SILK
LB9PB
C-TICK
EMPTY

BSMI_SILK
LB10PB
LABEL
EMPTY

E2_SILK
LB18PB
LABEL
EMPTY

E1_SILK
LB2PB
LABEL
EMPTY

PB_FREE_2LI
LB3PB
LABEL
EMPTY

CANADA
LB21PB
LABEL
EMPTY

[PAGE_TITLE=MTG HOLES/LABELS]

BPAGE DRAWING
frostburg_fabc.sch.1.78
Sun Mar 18 18:44:42 2007

INTEL
CONFIDENTIAL

DOCUMENT_NUMBER
xxxxxxxx

PAGE
78

REV
3.01

CUSTOM TEXT 2 BPAGE

1

MODULE REV DETAILS

MODULE NAME

REV


DATE

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07

CORE VR MODULE

V_SM POWERED BY 5VDUAL
V_SM_VTT POWERED BY V_SM
V_1P5_ICH POWERED BY V_SM OR VCC3
V_1P25_CORE POWERED BY V_1P5_ICH
V_1P05_ICH_CORE POWERED BY VCC3
V_FSB_VTT POWERED BY VCC3
V_1P25_CL_MCH POWERED BY V_SM
5VDUAL_USB POWERED BY V_5P0_STBY\G AND VCC
5VDUAL POWERED BY V_5P0_STBY\G AND VCC
V_3P3_STBY\G POWERED BY V_5P0_STBY\G
V_3P3_EPW POWERED BY V_3P3_STBY\G




BPAGE DRAWING

frostburg_fabc.sch, 1.79
Sun Mar 18 18:44:43 2007INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	79	3.01

CUSTOM TEXT² BPAGE

MODULE REV DETAILS		
MODULE NAME	REV	DATE
BL B ATX	06.12.2	2/8/07




[PAGE_TITLE=VREG_SM_VTT]

BPAGE DRAWING
frostburg_fabc.sch_1.81
Sun Mar 18 18:44:45 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 81	REV 3.01
-----------------------	----------------------------	------------	-------------

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07



[PAGE_TITLE=VREG_1P25_CORE MCH]

BPAGE DRAWING

frostburg_fabc.sch.1.82
Sun Mar 18 18:44:47 2007INTEL
CONFIDENTIAL


DOCUMENT NUMBER	PAGE	REV
xxxxxx	82	3.01

CUSTOM TEXT 2 BPAGE


MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07

CAD NOTE:


CORE EDGE CAP DECOUPLING
PLACE IN PCIE BREAKOUT

CAD NOTE:

CORE DECOUPLING CAPS FOR MCH
PLACE NEXT TO PWR CORRIDOR


CAD NOTE:

DECOUPLING CAPS AT OUTPUT OF REGULATOR



DESIGN NOTE:

BACKSIDE CAPS FOR SPECIFIC CORE MCH



[PAGE_TITLE=MCH DCPL]

BPAGE DRAWING

frostburg_fabc.sch, 1.83
Sun Mar 18 18:44:48 2007



INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 83	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

1

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07



BPAGE DRAWING

frostburg_fabc.sch.1.84
Sun Mar 18 18:44:50 2007


INTEL
CONFIDENTIAL


DOCUMENT_NUMBER	PAGE	REV
xxxxxx	84	3.01

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07





BPAGE DRAWING

frostburg_fabc.sch_1.87
Sun Mar 18 18:44:54 2007

[PAGE_TITLE=CORE VREG]

INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	XXXXXX
-----------------	--------

PAGE	REV
87	3.01




MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07

5V_DUAL

BOM NOTE:



NON AMT STUFF
Q34BV Q35BV



5V_DUAL USB VR

BOM NOTE:

NON AMT STUFF R143BV, RP2BV, R224BV, R225BV
EMPTY Q32BV, Q33BV
(DEFAULT) AMT STUFF Q32BV, Q33BV
EMPTY R143BV, RP2BV, R224BV, R225BV



BPAGE DRAWING

frostburg_fabc.sch.1.88
Sun Mar 18 18:44:56 2007



[PAGE_TITLE=CORE VREG]

INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxx	PAGE 88	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07




BPAGE DRAWING

frostburg_fabc.sch.1.89
Sun Mar 18 18:44:57 2007INTEL
CONFIDENTIAL


DOCUMENT_NUMBER	PAGE	REV
xxxxxx	89	3.01

CUSTOM TEXT 2 BPAGE



MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE_TITLE=CORE VREG]

[PAGE_TITLE=WAKE CONTROL SWITCH PS2/USB (BP RIGHT)]



BPAGE DRAWING

frostburg_fabc.sch.1.91
Sun Mar 18 18:45:00 2007


INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	91	3.01

CUSTOM TEXT 2 BPAGE

--	--	--





3	RI
	3.0



MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_CPUVR	5.9.3	03-02-07



BPAGE DRAWING

frostburg_fabc.sch.1.94
Sun Mar 18 18:45:06 2007


[PAGE_TITLE=VCCP VREG]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 94	REV 3.01
-----------------------	---------------------------	------------	-------------


CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_CPUVR	5.9.3	03-02-07



VR HOT



BPAGE DRAWING

frostburg_fabc.sch.1.95
Sun Mar 18 18:45:08 2007

[PAGE_TITLE=VCCP VREG]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 95	REV 3.01
-----------------------	---------------------------	------------	-------------


CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_CPUVR	5.9.3	01-12-07


CAD NOTE:

PLACE ALL (14) 1206 CAPS INSIDE
CPU SOCKET CAVITY




CAD NOTE:

PLACE ON TOP NORTH/NORTHEAST SIDE OF SOCKET




CAD NOTE:

PLACE ON EAST/SOUTHEAST SIDE OF SOCKET



VREG 12V POWER



[PAGE_TITLE=VREG: VCCP DECOUPLING / 2X2 CONN]

BPAGE DRAWING

frostburg_fabc.sch_1.96
Sun Mar 18 18:45:09 2007

INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxx	96	3.01


CUSTOM TEXT 2 BPAGE

BW_ATX_CORE





CR-97 -8 @FROSTBURG_FABC JB.FROSTBURG_FABC(Sch_1)-PAGE97

MODULE REV DETAILS



MODULE NAME	REV	DATE
BW_ATX_CORE	1.06.00	5-5-06



105 97 93 8 7 6 IN VTT_OUT_RIGHT




PLACE BPM TERMINATION NEAR CPU




J2BC XDP_SSA STUFF FOR CRB BOARD

BOM NOTE:



105 97 93 8 7 6 IN VTT_OUT_RIGHT



BPAGE DRAWING

frostburg_fabc.sch_1.97
Sun Mar 18 18:45:11 2007

[PAGE_TITLE=PRIMARY XDP-LITE]


INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	xxxxxx	97	3.01

CUSTOM TEXT BPAGE

PATA CONNECTOR

MODULE REV DETAILS

MODULE NAME	REV	DATE
PCIE_PATA	1.2.7	39.2.06



BPAGE DRAWING

frostburg_fabc.sch.1.99
Sun Mar 18 18:45:14 2007INTEL
CONFIDENTIALDOCUMENT_NUMBER
xxxxxxPAGE
99REV
3.01

CUSTOM TEXT 2 BPAGE


MODULE REV DETAILS

MODULE NAME	REV	DATE

EXPANSION SLOT 5

CAD NOTE:

PCI-E X1 SLOT 2


PCI EXPRESS
1-PORT

CAD NOTE:

PLACE AT PCI SLOTS

CAD NOTE:

STITCHING CAPS FOR TRACE OF PCIE SLOT 2 AND 3



[PAGE_TITLE=PCI EXPRESS X1 #2]

BPAGE DRAWING

frostburg_fabdc.sch, 1.101
Sun Mar 18 18:45:18 2007INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxx	101	3.01

CUSTOM TEXT 2 BPAGE


MODULE REV DETAILS

MODULE NAME	REV	DATE

EXPANSION SLOT 6

CAD NOTE:

PCI-E X1 SLOT 3

PCI EXPRESS
1-PORT

[PAGE_TITLE=PCI EXPRESS X1 #3]

BPAGE DRAWING

frostburg_fabci.sch, 1.102
Sun Mar 18 18:45:19 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 102	REV 3.01
-----------------------	----------------------------	-------------	-------------

CUSTOM TEXT² BPAGE

EXPANSION SLOT 7 (FURTHEST FROM CPU)


MODULE REV DETAILS

MODULE NAME	REV	DATE

CAD NOTE:

STITCHING CAP ACROSS VCC AND VCC3


PCI SLOT 3



AUX FAN CONFIGURATION

MODULE REV	DETAILS
------------	---------

MODULE NAME	REV	DATE



[PAGE_TITLE=AUX FAN CONFIGURATION]

BPAGE DRAWING

frostburg_fabc.sch_1.104
Sun Mar 18 18:45:24 2007

INTEL
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	104	3.01

CUSTOM TEXT²BPAGE

10

CAD NOTE:
SOUTHEAST THERMAL ZONE SENSOR
PLACE BELOW DIMMS

CAD NOTE:
10MIL TRACE ON SE_ZONE_TDN AND _TDP

CPU_FAN_CTRL [OUT] 32 77

PRELIMINARY
U4TH
HECETA6E

VCC +12V

VCCP
V_1P25_CORE

H6_V_3P3STBY

REAR_FAN_CTRL_HEC
FNT_REAR_FAN_CTRL_HEC

CPU_FAN_TACH_HEC
AUX_FAN_TACH_HEC

FRONT_FAN_TACH_HEC
REAR_FAN_TACH_HEC

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON


FNT_REAR_FAN_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.
GPIO CONFIGURATION STRAP @ POWER-ON

FNT_REAR_FAN_CTRL [OUT] 77 104

MODULE REV DETAILS

MODULE NAME	REV	DATE



BPAGE DRAWING

frostburg_fabc.sch, 1.106
Sun Mar 18 18:45:27 2007

[PAGE_TITLE=ITE IT8211F 1 OF 2]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	106	3.01

CUSTOM TEXT 2 BPAGE

PATA 2ND CONNECTOR

MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE_TITLE=PATA 2ND CONNECTOR]

BPAGE DRAWING

frostburg_fabc.sch, 1.107
Sun Mar 18 18:45:29 2007INTEL
CONFIDENTIALDOCUMENT_NUMBER
xxxxxxPAGE
107REV
3.01

CUSTOM TEXT 2 BPAGE